Astroparticle physics is often concerned with the observation of phenomena normally shielded by the Earth's atmosphere or taking place in the exosphere, and so demands lightweight detectors suitable for space missions hosted on satellites. In this context particle tracking is concerned with the direct measurement of the trajectory of charged particles. Currently microstrip detectors are the typical technology used in space missions, but pixel detectors, with their higher resolution and a lower material budget, represent an interesting alternative. This paper gives a brief overview of a possible design of a 3-layers particle tracker based on the ALPIDE MAPS chip. With a total of around 100 chips and the stringent constraints imposed by a space mission, the deployment and readout of such detector requires careful optimizations to limit the power consumption but at the same time maintain useful performances. Such task is approached with a custom parallel readout architecture implemented on Field Programmable Gate Arrays (FPGA), with the aim of using a single low-power FPGA chip for the entire detector.
Development of a particle tracker for space applications / Gebbia, G.; Ricci, E.; Di Ruzza, B.; Iuppa, R.; Nozzoli, F.; Zuccon, P.. - In: IL NUOVO CIMENTO C. - ISSN 2037-4909. - 43:2-3(2020), pp. 1-3. [10.1393/ncc/i2020-20074-7]
Development of a particle tracker for space applications
Gebbia G.;Ricci E.;Di Ruzza B.;Iuppa R.;Nozzoli F.;Zuccon P.
2020-01-01
Abstract
Astroparticle physics is often concerned with the observation of phenomena normally shielded by the Earth's atmosphere or taking place in the exosphere, and so demands lightweight detectors suitable for space missions hosted on satellites. In this context particle tracking is concerned with the direct measurement of the trajectory of charged particles. Currently microstrip detectors are the typical technology used in space missions, but pixel detectors, with their higher resolution and a lower material budget, represent an interesting alternative. This paper gives a brief overview of a possible design of a 3-layers particle tracker based on the ALPIDE MAPS chip. With a total of around 100 chips and the stringent constraints imposed by a space mission, the deployment and readout of such detector requires careful optimizations to limit the power consumption but at the same time maintain useful performances. Such task is approached with a custom parallel readout architecture implemented on Field Programmable Gate Arrays (FPGA), with the aim of using a single low-power FPGA chip for the entire detector.File | Dimensione | Formato | |
---|---|---|---|
ncc12073.pdf
accesso aperto
Tipologia:
Versione editoriale (Publisher’s layout)
Licenza:
Creative commons
Dimensione
194.34 kB
Formato
Adobe PDF
|
194.34 kB | Adobe PDF | Visualizza/Apri |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione