Design and characterization of a p+/n-well SPAD array in 150nm CMOS process