Optimizing Integrated Circuit Design through Use of Sequential Timing Information