Data Path and Placement Optimization in an Integrated Circuit through Use of Sequential Timing Information