The adoption of pixel sensors for space-based tracking detectors requires low power consumption and enhanced heat dissipation to cope with the satellite power and cooling constraints. The High Energy Particle Detector (HEPD) tracker onboard the CSES-02 will be the first application of monolithic active pixel sensors (MAPS) to a satellite-based experiment. This result is achieved with a parallel sparsified readout architecture implemented on a single low-power FPGA chip, which manages the 150 ALPIDE chips of the three-plane tracker. The power consumption is reduced by reading out the ALPIDE chips via the control line instead of the high speed data link, and by distributing the clock only to the portions of the detector crossed by a particle. The readout concept presented in this contribution allows to deal with both the required performance and the power constraints, and is scalable to larger and more complex detectors.

Enabling low-power MAPS-based space trackers: a sparsified readout based on smart clock gating for the High Energy Particle Detector HEPD-02 / Ricciarini, S. B.; Beole, S.; de Cilladi, L.; Gebbia, G.; Iuppa, R.; Ricci, E.; Zuccon, P.. - In: POS PROCEEDINGS OF SCIENCE. - ISSN 1824-8039. - 395:(2022). (Intervento presentato al convegno 37th International Cosmic Ray Conference, ICRC 2021 tenutosi a Berlin nel 12-23 July 2021).

Enabling low-power MAPS-based space trackers: a sparsified readout based on smart clock gating for the High Energy Particle Detector HEPD-02

Gebbia G.;Iuppa R.;Ricci E.;Zuccon P.
2022-01-01

Abstract

The adoption of pixel sensors for space-based tracking detectors requires low power consumption and enhanced heat dissipation to cope with the satellite power and cooling constraints. The High Energy Particle Detector (HEPD) tracker onboard the CSES-02 will be the first application of monolithic active pixel sensors (MAPS) to a satellite-based experiment. This result is achieved with a parallel sparsified readout architecture implemented on a single low-power FPGA chip, which manages the 150 ALPIDE chips of the three-plane tracker. The power consumption is reduced by reading out the ALPIDE chips via the control line instead of the high speed data link, and by distributing the clock only to the portions of the detector crossed by a particle. The readout concept presented in this contribution allows to deal with both the required performance and the power constraints, and is scalable to larger and more complex detectors.
2022
Proceedings of Science
Trieste
Sissa Medialab Srl
Ricciarini, S. B.; Beole, S.; de Cilladi, L.; Gebbia, G.; Iuppa, R.; Ricci, E.; Zuccon, P.
Enabling low-power MAPS-based space trackers: a sparsified readout based on smart clock gating for the High Energy Particle Detector HEPD-02 / Ricciarini, S. B.; Beole, S.; de Cilladi, L.; Gebbia, G.; Iuppa, R.; Ricci, E.; Zuccon, P.. - In: POS PROCEEDINGS OF SCIENCE. - ISSN 1824-8039. - 395:(2022). (Intervento presentato al convegno 37th International Cosmic Ray Conference, ICRC 2021 tenutosi a Berlin nel 12-23 July 2021).
File in questo prodotto:
File Dimensione Formato  
ICRC2021_071.pdf

accesso aperto

Tipologia: Versione editoriale (Publisher’s layout)
Licenza: Creative commons
Dimensione 1.05 MB
Formato Adobe PDF
1.05 MB Adobe PDF Visualizza/Apri

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11572/379878
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 2
  • ???jsp.display-item.citation.isi??? 0
social impact