TOTEM is digital VLSI parallel processor ideally suitable for vectormatrix multiplication. As such, it provides the core computational engine for digital signal processing and artificial neural network algorithms. It has been implemented in the past as a full-custom IP core, achieving high data throughput at clock frequencies of up to 30 MHz. This paper presents the ‘soft’ implementation of the TOTEM neural chip, and compares its cost and performance to previous ‘hard’ implementations.
SoftTOTEM: An FPGA Implementation of the TOTEM Parallel Processor / Clementel, Luca; Sartori, Alvise; Boni, Andrea; Mcbader, Stephanie; Lee, Peter. - ELETTRONICO. - (2002).
SoftTOTEM: An FPGA Implementation of the TOTEM Parallel Processor
Boni, Andrea;
2002-01-01
Abstract
TOTEM is digital VLSI parallel processor ideally suitable for vectormatrix multiplication. As such, it provides the core computational engine for digital signal processing and artificial neural network algorithms. It has been implemented in the past as a full-custom IP core, achieving high data throughput at clock frequencies of up to 30 MHz. This paper presents the ‘soft’ implementation of the TOTEM neural chip, and compares its cost and performance to previous ‘hard’ implementations.| File | Dimensione | Formato | |
|---|---|---|---|
|
33.pdf
accesso aperto
Tipologia:
Versione editoriale (Publisher’s layout)
Licenza:
Tutti i diritti riservati (All rights reserved)
Dimensione
140.75 kB
Formato
Adobe PDF
|
140.75 kB | Adobe PDF | Visualizza/Apri |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione
