SystemC is a de-facto standard language for high-level modeling of systems on chip. We investigate the feasibility of explicit state model checking of SystemC programs, proposing several ways to convert SystemC into Promela. We analyze the expressiveness of the various encoding styles, and we experimentally evaluate their impact on the search carried out by SPIN on a significant set of benchmarks. We also compare the results with recent approaches to symbolic verification of SystemC. Our approach never returns false positives, detects assertion violations much faster than recent formal approaches, and has the novel feature of pinpointing non-progressing delta cycles.
An Analytic Evaluation of SystemC Encodings in Promela / Campana, Daniele; Cimatti, Alessandro; Narasamdya, Iman; Roveri, Marco. - (2011), pp. 90-107. (Intervento presentato al convegno 18th Int. Workshop on Model Checking of Software - SPIN tenutosi a Cliff Lodge, Snowbird, Utah nel 14–15/07/2011).
An Analytic Evaluation of SystemC Encodings in Promela
Alessandro Cimatti;Marco Roveri
2011-01-01
Abstract
SystemC is a de-facto standard language for high-level modeling of systems on chip. We investigate the feasibility of explicit state model checking of SystemC programs, proposing several ways to convert SystemC into Promela. We analyze the expressiveness of the various encoding styles, and we experimentally evaluate their impact on the search carried out by SPIN on a significant set of benchmarks. We also compare the results with recent approaches to symbolic verification of SystemC. Our approach never returns false positives, detects assertion violations much faster than recent formal approaches, and has the novel feature of pinpointing non-progressing delta cycles.I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione