In the era of the Internet of Things (IoT), millions of devices and embedded platforms based on low-cost and limited resources microcontroller units (MCUs) will be used in continuous operation. Even if over-the-air firmware update is today a common feature, many applications might require not to reboot or to support hardware resource sharing. In such a context stop, update and reboot the platform is unpractical and dynamic loading of new user code is required. This in turn requires mechanisms to protect the MCU hardware resources and the continuously executing system tasks from uncontrolled perturbation caused by new user code being dynamically loaded. In this paper, we present a framework which provides a lightweight virtualization of the IO and platform peripherals and permits the dynamic loading of new user code. The aim of this work is to support critical isolation features typical of virtualization-ready CPUs on low-cost low-power microcontrollers with no MMU (Memory Management Unit), IOMMU or dedicated instruction extensions. Our approach only leverages the Memory Protection Unit (MPU), which is generally available in all ARM Cortex-M3 and Cortex-M4 microcontrollers. Experimental evaluations demonstrate not only the feasibility, but also a satisfactory level of performance of the proposed framework in terms of memory requirements and overhead.

Lightweight IO virtualization on MPU enabled microcontrollers / Paci, Francesco; Brunelli, Davide; Benini, Luca. - ELETTRONICO. - 1697:(2018), pp. 1-6. (Intervento presentato al convegno EWiLi Embedded Operating system workshop tenutosi a Pittsburgh, USA. nel 6 October 2016).

Lightweight IO virtualization on MPU enabled microcontrollers

Brunelli, Davide;
2018-01-01

Abstract

In the era of the Internet of Things (IoT), millions of devices and embedded platforms based on low-cost and limited resources microcontroller units (MCUs) will be used in continuous operation. Even if over-the-air firmware update is today a common feature, many applications might require not to reboot or to support hardware resource sharing. In such a context stop, update and reboot the platform is unpractical and dynamic loading of new user code is required. This in turn requires mechanisms to protect the MCU hardware resources and the continuously executing system tasks from uncontrolled perturbation caused by new user code being dynamically loaded. In this paper, we present a framework which provides a lightweight virtualization of the IO and platform peripherals and permits the dynamic loading of new user code. The aim of this work is to support critical isolation features typical of virtualization-ready CPUs on low-cost low-power microcontrollers with no MMU (Memory Management Unit), IOMMU or dedicated instruction extensions. Our approach only leverages the Memory Protection Unit (MPU), which is generally available in all ARM Cortex-M3 and Cortex-M4 microcontrollers. Experimental evaluations demonstrate not only the feasibility, but also a satisfactory level of performance of the proposed framework in terms of memory requirements and overhead.
2018
Proceedings of the Embedded Operating Systems Workshop co-located with the Embedded Systems Week (ESWEEK 2016)
Pittsburgh, USA.
CEUR
Paci, Francesco; Brunelli, Davide; Benini, Luca
Lightweight IO virtualization on MPU enabled microcontrollers / Paci, Francesco; Brunelli, Davide; Benini, Luca. - ELETTRONICO. - 1697:(2018), pp. 1-6. (Intervento presentato al convegno EWiLi Embedded Operating system workshop tenutosi a Pittsburgh, USA. nel 6 October 2016).
File in questo prodotto:
File Dimensione Formato  
EWiLi16_1.pdf

Solo gestori archivio

Tipologia: Versione editoriale (Publisher’s layout)
Licenza: Tutti i diritti riservati (All rights reserved)
Dimensione 435.09 kB
Formato Adobe PDF
435.09 kB Adobe PDF   Visualizza/Apri

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11572/155232
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 0
  • ???jsp.display-item.citation.isi??? ND
social impact